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coupling networks of
mixed-signal VLSI circuits
Stefan Ludwig and Wolfgang Mathis
Institute of Electromagnetic Theory, Leibniz University Hannover,
Hannover, Germany
Abstract
Purpose – This paper aims to present a method for the efficient reduction of networks modelling
parasitic couplings in very-large-scale integration (VLSI) circuits.
Design/methodology/approach – The parasitic effects are modelled by large RLC networks and
current sources for the digital switching currents. Based on the determined behaviour of the digital
modules, an efficient description of these networks is proposed, which allows for a more efficient model
reduction than standard methods.
Findings – The proposed method enables a fast and efficient simulation of the parasitic effects.
Additionally, an extension of the reduction method to elements, which incorporate some supply voltage
dependence to model the internal currents more precisely than independent current sources is presented.
Practical implications – The presented method can be applied to large electrical networks, used in
the modelling of parasitic effects, for reducing their size. A reduced model is created which can be used
in investigations with circuit simulators requiring a lowered computational effort.
Originality/value – Contrary to existing methods, the presented method includes the knowledge of
the behaviour of the sources in the model to enhance the model reduction process.
Keywords Modelling, Circuits
Paper type Research paper
Introduction
Smaller technologies require the investigation of parasitic coupling effects in early
integrated circuit (IC) design stages. Especially, in mixed-signal very-large-scale integration
(VLSI) circuits the influence of the digital switching currents on the analogue part of the
circuit is of increasing importance. Analogue and digital part in mixed-signal circuits are
mainly coupled through the substrate, the package and interconnects. These parasitic
couplings can be modelled by large passive networks composed of resistors, capacitors and
inductors as shown in Figure 1 (Verghese et al., 2004; Stanisic et al., 1994; Chen and Neely,
1998; Steinecke et al., 2007). The digital switching currents act as distributed sources inside
the IC and can be modelled with a large number of independent current sources (Figure 1;
Verghese et al., 2004; Steinecke et al., 2007; Gstottner et al., 2007).
Since the resulting networks are too large to be handled efficiently with circuit
simulators, model order reduction (MOR) techniques (Antoulas, 2005; Gugercin and
Antoulas, 2004; Phillips and Silveira, 2005) can be used to reduce the size of the network
while preserving the behaviour at selected nodes (Silveira, 1995; Freund, 2008; Ionutiu
et al., 2007). The large number of independent sources of the networks is a limitation for
the reduction, as only the RLC-part can be reduced, and the independent sources have to
be extracted and connected by ports. A method for the description of the independent
sources modelling the switching currents is presented in this paper, which enables
The current issue and full text archive of this journal is available at
www.emeraldinsight.com/0332-1649.htm
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an efficient reduction of the parasitic coupling network. In our former paper, Ludwig
et al. (2008) presented a method which is limited to groups of independent sources with
equal or proportional waveforms. In this paper, the method of Ludwig et al. (2008) is
generalized to a wider class of sources, where the waveforms do not need to be grouped.
In addition, the reduction method can incorporate supply voltage dependent internal
currents. This paper is structured as follows. In the second section, the standard model
reduction flow as well as the proposed extension is presented. In the third section,
illustrative examples are given to show the validity of the proposed method while the
paper is concluded in the fourth section.
Model reduction
Standard reduction flow
In the standard model reduction of linear networks, all non-linear and time-variant
elements are extracted from the reducible RLC-part of the network (Figure 2). With the
help of modified nodal analysis (MNA) of the linear network, a differential algebraic
system in the form:
ðsCþ GÞx ¼ Bu
y ¼ LTx ð1Þ
is generated. The number of equationsN is defined as the order of the system while p is the
number of inputs and outputs of the system. The system matrices C;G [ RN£Ncontain
the stamps for capacitors, inductors and resistors. The input and output vectors u;y are
related with the system vectorxwith the help of the matricesB;L [ RN£p. The electrical
currents or voltages, depending on the choice of impedance or admittance description at
the analogue pins are defined as inputs u and outputs y of the system. In addition the
electrical values generated by the extracted independent sources are defined as inputs of
Figure 1.
Schematic of parasitic
couplings in mixed-signal
circuits
Package
Interconnect
Analog
Substrate
Digital
Figure 2.
Reducible part of the
network (grey box) with
extracted independent
sources f1(t) f2(t) f3(t) f4(t) fk(t)
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the system, and are, therefore, also a part of u;y. Overall, the number of ports p is now
given by the sum of the number pins for the connection with the analogue part ppins and the
number of independent sources k:
p ¼ pextr ¼ ppins þ k ð2Þ
The matrix transfer function H [ Cpextr£pextrof the reducible linear system is given by:
HðsÞ ¼ LTðsCþ GÞ21B ð3Þ
Owing to the typically large number of RLC-elements, the system of equation (1) has a high
orderN . The goal of MOR is to reduce this system to a smaller order n ,, N . The reduced
order system should generate for the same inputs u outputs ~y < y, who are similar in
magnitude and phase for a specified frequency range. The system with a smaller order n
replaces the high-order system and enables faster simulations. For the reduction of the
system, most common projection methods based on Krylov subspaces are used
(Odabasioglu et al., 1998; Elfadel and Ling, 1997). The block moments M , capable of
approximating the transfer function around a frequency s0:
HðsÞ þM0 þ sM1 ¼ s 2M2. . . ð4Þ
can be computed with:
M i ¼ LTAiR ð5Þ
where:
A ; ðs0CþGÞ21C
R ; ðs0CþGÞ21B ð6Þ
By generating a Krylov subspace with:
KrðA;R; q · pextrÞ ; colsp½R;AR; . . . ;AqR ð7Þ
of sizeN £ q · pextr , it can be seen that for a given number of Krylov iterations, q the size of
the Krylov subspace depends directly on the number of ports pextr of the system. With a
QR-factorization of the Krylov subspace:
½X;T ¼ QRðKrðA;R; q · pextrÞÞ ð8Þ
a projection matrix X [ RN£nextr with:
nextr ¼ q · pextr ,, N ð9Þ
as the reduced order is found. With the projection as in Odabasioglu et al. (1998):
~C ¼ XTCX
~G ¼ XTGX
~B ¼ XTB
~L ¼ XTL
ð10Þ
a reduced order system:
ðs ~Cþ ~GÞ ~x ¼ ~Bu
~y ¼ ~LT ~x ð11Þ
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is now generated. The size of the reduced order system matrices is ~C; ~G [
Rnextr£nextr ; ~L; ~B [ Rnextr£pextr . As the first q moments of the transfer function are
matched (Odabasioglu et al., 1998), the reduced order transfer function:
~HðsÞ ¼ ~LTðs ~Cþ ~GÞ21 ~B ð12Þ
is similar in magnitude and phase to the high order transfer function ~HðsÞ < HðsÞ in a
frequency range around s0. In addition to the preservation of moments in s0, also passivity
is preserved with this method, if the expansion point s0 in equation (6) is chosen as a real
frequency (Odabasioglu et al., 1998). An extension for this reduction is given in Elfadel and
Ling (1997) where different Krylov subspaces at different frequency points s0 are
calculated and the projection matrix is generated by composing all Krylov subspaces. This
leads to more accurate models in a wider frequency band. As last step, the reduced system
is synthesized as electrical network to enable simulations with circuit simulators (Ludwig
et al., 2008; Yang et al., 2007; Palenius and Roos, 2004). The complete standard reduction
flow is divided into the following four steps:
Listing 1. Standard reduction flow with extraction of the sources:
(1) extraction of the large number of current sources modelling the digital modules
currents;
(2) generation of a system of high order with a large number of ports describing the
network;
(3) reduction of the number of equations of the system with MOR methods; and
(4) network synthesis of the reduced system of equations.
In the standard reduction flow for a large number of extracted sources, a large number of
ports is generated. The size of the Krylov subspace depends directly on the number of
ports (equation (7)). As the system is projected on the Krylov subspace, the size of the
reduced order system does directly depend on the number of ports. Thus, a large number
of ports are a strong limitation for the reduction, as for example also investigated in
Ludwig et al. (2008), Silva et al. (2007), and Silva and Silveira (2007). In other
MOR-algorithms like for example (Gugercin and Antoulas (2004); Phillips and Silveira
(2005), the order of the reduced systems does not directly depend on the number of ports.
But there is an indirect dependence of the size of the reduced system on the number of
ports, due to the fact that a large number of input-output relations has to be
approximated in the reduced system (Silva et al., 2007; Silva and Silveira, 2007). Some
adapted methods use the correlation of the ports (Feldmann, 2004; Liu et al., 2007), which
is only efficient if the models are regularly structured. Another method to deal with a
large number of ports is presented in (Phillips and Silveira, 2005) with input correlated
token bucket regulator (TBR). The assumption of statistically distributed input signals
leads to a more efficient model reduction. In the systems under consideration in this
paper, the waveforms of the sources are fully determined, which is not taken into
account in the state of the art MOR techniques. In Wang and Nguyen (2000), an analysis
method to include the determined behaviour of sources is presented. This method is
restricted to the case where all inputs are determined, which is more likely for a
simulation method and cannot be used for the coupling networks handled in this paper,
as the signals at the nodes for the analogue circuit are not determined in the modelling
and model reduction process.
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Proposed reduction flow
As shown in above section, a large number of ports is a limitation for the possible model
reduction. In the proposed reduction flow, described in this section, the number of ports
for the current sources is to be reduced. The reduced number of ports enables a more
efficient model reduction of the parasitic coupling network. For the proposed reduction
flow, the waveforms of the current sources modelling the switching currents in the IC
are used. Based on the k waveforms described by f iðtÞof the sources a small subset of
r ,, k basis functions gjðtÞ:
f iðtÞ <
Xr
j¼1
wi;jgjðtÞ
1 # i # k
ð13Þ
has to be found. This smaller subset can be found for example by grouping proportional
waveforms by Fourier decomposition of periodic functions, by decomposition of
piece-wise-linear functions into ramp functions or any other kind of exact or
approximate decomposition with methods of approximation theory (Hornik et al., 1989).
With the smaller set of basis functions gjðtÞ, the complete function space of the sources
functions f iðtÞ can be described. The basis functions gjðtÞ are realized in the network
model as additional current sources. The sources modelling the activity in the digital
part are replaced by controlled sources, controlled by the additional basis function
sources. The factors wi;j in equation (13) are used as the gains of the controlled sources.
With these steps, the number of independent current sources in the network model is
lowered. The behaviour at the nodes of interest, namely the nodes for the connection
with the analogue part is not changed by this method if equation 13 is exact and is
nearly the same if equation 13 is approximate. For ensuring stability and passivity of
the complete network, controlled sources are connected with the additional basis
function sources. The gains of the additional controlled sources are chosen with the
transpose of wi;j. With this, the energy generated (dissipated) by the controlled sources
inside the network is the same as the energy dissipated (generated) by the controlled
sources connected with the additional sources. The resulting network is shown in
Figure 3. As only the r additional independent sources have to be extracted from the
reducible coupling network, a network with a lower number of ports is generated. This
network with replaced sources, containing the parasitic RLC-elements as well as the
controlled sources is described with MNA, resulting in a system of equations as in
equation 1, which is to be reduced with MOR techniques. The number of ports of the
system is now ppins plus the number of additional sources r:
Figure 3.
Reducible part of the
network (grey box) with
replaced sources for the
digital modules and
extracted additional
sources with the basis
waveformsg1(t) gr(t)
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p ¼ prepl ¼ ppins þ r ð14Þ
which is less than pextr as r ,, k holds. For the system of the network with replaced
sources a Krylov subspace with:
KrðA;R; q · preplÞ ; colsp½R;AR; . . . ;AqR ð15Þ
of size N £ q · prepl is generated. As for a given q the size of the Krylov subspace depends
directly on the number of ports of the system, the Krylov subspace is now smaller than
in the standard reduction flow.
As in the standard reduction flow with a QR-factorization of the Krylov subspace:
½X;T ¼ QRðKrðA;R; q · preplÞÞ ð16Þ
a projection matrix X [ RN£nrepl with:
nrepl ¼ q · prepl , nextr ,, N ð17Þ
as the reduced order is found. For a given number of Krylov subspace iterations q the
reduced order is now smaller than for the standard reduction flow, as the number of
ports is lower. With the projection as in equation 10, a reduced order system is now
calculated. The size of the matrices is now ~C; ~G [ Rnrepl£nrepl ; ~L; ~B [ Rnrepl£prepl . As the
first q moments of the transfer function are matched (Odabasioglu et al., 1998), the
reduced order transfer function is similar in magnitude and phase to the high-order
transfer function ~HðsÞ < HðsÞ in a frequency range. The reduced system is now
synthesized as electrical network. With the proposed reduction flow, the number of
ports for the sources of the system is reduced before the model reduction. The complete
proposed reduction flow is divided into the following five steps:
Listing 2. Proposed reduction flow with replacing the sources:
(1) Find basis functions for the waveforms of the current sources modelling the
digital modules switching currents:
. add sources with the basis waveforms; and
. replace digital module current sources with controlled sources.
(2) Extraction of the low number of sources with the basis waveforms.
(3) Generation of a linear system of high order with a low number of ports
describing the network.
(4) Reduction of the number of equations with MOR methods.
(5) Network synthesis of the reduced system of equations.
As there is a dependence of the size of the reduced system on the number of ports, this
reduction flow leads to smaller and/or more accurate reduced models.
Illustrative examples
Example 1: network with independent current sources
For the validation of the reduction method, an example network with a large number of
independent current sources, modelling the power grid of an IC is used. The example
network is built of <7,500 passive RC-elements, 55 independent current sources and
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two terminals for the connection with the analogue IC part. The structure of the example
is shown in Figure 4.
The waveforms of the independent sources, representing the currents of the digital
modules are modelled with 55 piece-wise-linear functions f iðtÞ; 1 # i # k ¼ 55. Some
examples of the current waveforms are shown in Figure 5. Using decomposition of the
waveforms, only three basis waveforms gjðtÞ; 1 # j # r ¼ 3 (Figure 6) are necessary to
describe all 55 current sources waveforms f iðtÞ. The three basis waveforms are realized
with independent current sources and the internal sources are replaced with controlled
sources, as described in the former section.
The behaviour at the pins of the example network for the connection with the
analogue part is not changed by the replacing of the sources. Both networks, the
network with extracted as well as the network with replaced sources, are described as a
differential algebraic system of equations. The order of the systems is N ¼ 2; 500 for
the standard as well as for the proposed method. The main difference of both systems is
the number of ports, which is pextr ¼ 57 for the extracted sources network and prepl ¼ 5
for the replaced sources network. Both systems are to be reduced with MOR methods.
First, both systems are reduced to a comparable accuracy. For the standard reduction
flow two expansion points and q ¼ 2 Krylov subspace iterations are used. The resulting
Figure 5.
Some waveforms of the
PWL-sources in the
example network
3
If30
If8
If50 If9
If38If12
2
1
0
–1
3
0 1 2 3 4 5 6
Time (s)
0 1 2 3 4 5 6
Time (s)
0 1 2 3 4 5 6
Time (s)
I (
A)
I (
A)
2
1
0
–1
Figure 6.
The three basis
waveforms of the
PWL-sources
1
I (
A) 0.5
0
0
Ig1 Ig2 Ig3
1 2 3 4 5 6
Time (s)
0 1 2 3 4 5 6
Time (s)
0 1 2 3 4 5 6
Time (s)
Figure 4.
Example network
Pin1
Note: RC-mesh with independent current sources
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reduced system has an order of nextr ¼ 228. For a comparable accuracy for the proposed
reduction flow with three expansion points and q ¼ 3 a larger number of expansion
points and Krylov subspace iterations is necessary. Nevertheless, due to the lower
number of ports, the reduced system has a low order of nrepl ¼ 45, which is much less
than in the standard reduction flow. The results of the reduction are shown for the
impedance transfer function at one pin for the connection with the analogue part in
Figure 7 and the approximation error of the reduced systems is shown in Figure 8. The
accuracy of both models is quite comparable. Nevertheless, the proposed reduction flow
produces a much smaller model.
Figure 7.
Magnitude and phase
of Z11 of RCI-mesh with
independent current
sources
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Second, both systems are reduced to a comparable size. Again for the proposed
reduction flow three expansion points and q ¼ 3 Krylov subspace iterations are used,
resulting in an order of nrepl ¼ 45. For a comparable size with the standard reduction
flow, only one expansion point and q ¼ 1 Krylov subspace iteration can be used,
resulting in an order of nextr ¼ 57. The accuracy of the model with the proposed
reduction flow is better than of the comparable size model reduced with the standard
reduction flow (Figures 7 and 8).
Example 2: network with Vdd-dependent current sources
To show the incorporation of supply voltage-dependent currents of the digital modules
in the modelling and subsequent model reduction another example network is used.
Again the RC-mesh is used as shown in Figure 4. The parasitic network is divided into
three parts (Figure 9), an analogue part with 25 terminals for the connection with the
analogue IC part and two digital parts.
The example network is built of<30,000 RC-elements. For a more precise modelling
of the internal switching currents an element is used, which weights the time-variant
functions f iðtÞ with a function hðVddÞ of the supply voltage of the digital blocks:
I iðt;VddÞ ¼ f iðtÞ · hðVddÞ
1 # i # 80
ð18Þ
Each function hðVddÞ is possible, as long as it is the same for all elements. This element
acts like a non-linear voltage controlled current source with a time varying gain. At 80
nodes in the digital parts elements described by equation (18) are connected. Again, the
waveforms f iðtÞ are piece-wise-linear waveforms (some are shown in Figure 5) like in
the first example. By decomposition of the functions I iðt;VddÞ three basis waveforms
gjðtÞ (Figure 6) are necessary, which results with the two different supply voltages in
overall six basis functions. The networks are described as a system of equations with an
order of N ¼ 10; 000. The number of ports is pextr ¼ 107 for the extracted sources
network (25 for the analogue part, 80 for the currents and two for the supply voltages).
For the replaced sources network the number of ports is only prepl ¼ 33 (25 for the
analogue part, six for the currents and two for the supply voltages). With MOR, both
systems are reduced to a comparable accuracy and to a comparable size. The results of
Figure 9.
Top view of model
Analog part
(25 terminals) Digital part 1-Vdd1
(30 current sources)
Vdd1
Vdd2
Digital part 2-Vdd2
(50 current sources)
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the reduction are shown at one analogue terminal in Figure 10 and the approximation
error of the reduced systems is shown in Figure 11.
For comparable accuracy the standard reduction flow with two expansion points and
q ¼ 2 Krylov subspace iterations is used. The resulting reduced system has an order of
nextr ¼ 428. For the proposed reduction flow two expansion points and q ¼ 2 is used
resulting in nrepl ¼ 132, which is much less than in the standard reduction flow. For a
comparable size with the standard reduction flow only one expansion point and q ¼ 1
Krylov subspace iteration can be used, resulting in an order of nextr ¼ 107. The reduced
model with a comparable size in the standard reduction shows worse accuracy than the
reduced model generated with the proposed reduction flow (Figures 10 and 11).
Model reduction results
The results of model reduction and the achieved MATLAB simulation speed-up are
summarized in Table I. With the reduction of the example networks, it is shown that for
a comparable accuracy of the reduced models the standard reduction flow with
extraction of the current sources enables a lower reduction, and, therefore, a lower
speed-up, than using the proposed reduction flow with replacing of the independent
sources. Also with these examples it is shown that with the proposed reduction flow the
reduced model is much more accurate than a model of a comparable size reduced with
the standard reduction flow.
Conclusion
In this paper, an efficient method for the reduction of networks modelling the parasitic
couplings between digital and analogue part of mixed-signal VLSI ICs is presented. The
standard reduction flow is extended by a preceding step to reduce the number of ports
for the sources modelling the switching currents of the digital modules. With this
reduction flow, smaller and more accurate reduced models can be generated with MOR
methods. The improved performance of the reduction process is shown by reducing
example networks.
Figure 10.
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